


Fig. 1






Fig. 3

_			_																							
			L		_	,	[] Digol									logic L2										
egpe		8	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0		0	-	0	_
for trailing edge		D2,1	00	8	01	10	10	10	11	11	00	00	01	9	10	10	11	11	00	00	10	0	2	10	11	11
r tra		ස	0	0	0	0	0	0	0	0	Į.	ŀ	-	-	-	-	-	-	•		•	'	•	·	-	١
\$		D8,7	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11	11	11	11	-	-	11	+
٢		23	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	1								
for leading edge	7	D4	0	-	0	-	0		0.	-	0	-	0	-	0	1	0	-								
	logic L2	D6,5	00	00	01	01	9	0	[11]	11	00	00	01	01	10	10	11	11								
		D8,7	11	11	11	11	11		[11]	11	11	11	11	11	11	11	11	11								
or lea	logic L1	D4	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	0	-	Ö	-	0	-	0	-
٦		D6,5	00	00	01	01	10	10	11	11	00	00	01	01	10	10	1	11	00	00	01	01	10	10	11	=
	2	D8,7	00	00	00	00	00	00	00	00	01	01	5	01	01	01	9	01	10	10	10	10	10	10	10	위
	_																									_
	order of	edges	ABCD	ABDC	ACBD	ACDB	ADBC	ADCB	BACD	BADC	BCAD	BCDA	BDAC	BDCA	CABD	CADB	CBAD	CBDA	CDAB	CDBA	DABC	DACB	DBAC	DBCA	DCAB	DCBA
		No.	0	-	7	က	4	2	ဖ	7	∞	6	9	11	12	13	14	15	16	17	2	19	20	21	22	23

Fig. 4




Fig. 5




Fig. 6




Fig. 7





Fig. 8



<u>-ig</u>. 9

٢	-				[] logic []														SJ Digol							_		
			-		\vdash					_	L	<u> </u>	حزر				_						ر ا		O,			\exists
for trailing edge				00	0		0		0		၁)	1	_	1	0		0	_	0	_	֓֞֞֞֞֜֞֞֜֞֜֞֜֜֞֜֞֜֜֞֜֞֜֞֜֜֞֜֞֜֜֞֓֓֡		Ų,		9	
				D2,1	00	00	5	2	9	10	11	11	00	00	5	01	10	10	11	11	00	00	01	0	10	9		=
				D3	0	0	0	0	0	0	0	0	ļ	ŀ	-	-	-	-	-	-	-	•	•	•	ı	٠	•	'
				D8,7	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11bar	11	11	11	11	11	11	11	+
	output OUT	comparator	000	1,2,3,4,5,6	11111	111110	111011	111001	111100	111000	011111	011110	001111	000111	010110	000110	101011	101001	001011	000011	100001	000001	110100	110000	010100	000100	100000	000000
١	•	ı		က		0	0	0				0		_			_		_									
dge			-	D4 D3	0		0	-	0		0 [(1	. 0		O	-	0	· -	0	-							٠	
			logic L2	D6,5 I	00	00	5	9	_	0	11 T	11	00	00	5	01	10	9	11	11								
			þ	D8,7	11	11	=	-	=		717	11	11	11	Ξ	11	11	-	11	7								
ling e				D4	0	-	0	-	0	À	0	_	0	-	0	-	0	_	0	1	0	-	0	-	0	-	0	_
for leading edge			logic L1	D6,5	8	8	01	01	10	10	11	11	00	00	5	01	10	9	11	-	8	00	01	01	10	10	-	-
f			gol	D8,7 [00	00	00	00	00	00	00	01	01	5	01	01	0	01	5	10	10	10	10	10	10	9	9
	output OUT	comparator	320	1,2,3,4,5,6	111111	111110		111001	111100	111000	011111	011110	001111	000111	010110	000110		101001	001011	000011	100001	000001	110100	110000	010100	000100	100000	000000
			order of	sabpa	ABCD	ABDC	ACBD	ACDB	ADBC	ADCB	BACD	BADC	BCAD	BCDA	BDAC	BDCA	CABD	CADB	CBAD	CBDA	CDAB	CDBA	DABC	DACB	DBAC	DBCA	DCAB	DCBA
				So.	0	-	7	က	4	2	9	7	8	တ	10	11	12	13	14	15	16	17	18	19	20	21	22	23

Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15







Fig. 16










Fig. 20

スプロシ

